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Abstract—Early estimation of performance has become nec-
essary to facilitate design of complex multi-core architectures.
Performance evaluation based on extensive simulations is time
consuming and needs to be improved to allow exploration of
different architectures in acceptable time. In this paper, we
propose a method that improves the tradeoff between simulation
speed and accuracy in performance models of architectures.
This method computes during model execution some of the
synchronization instants involved in architecture evolution. It
allows grouping and abstracting architecture processes and this
way significantly reduces the number of simulation events. Ex-
periments show significant benefits from the computation method
on the simulation time. Especially, a simulation speed-up by a
factor of 4 is achieved in the considered case study, with no loss
of accuracy about estimation of processing resource usage. The
proposed method has potential to support automatic generation
of efficient architecture models.
I. INTRODUCTION
The design complexity of embedded systems is directly
related to the necessity to integrate in the most efficient
manner increasing numbers of heterogeneous components.
The process of system architecting aims at containing such
complexity by organizing and supervising the various design
steps from system specification to components integration and
test. Especially, performance and cost of potential architectures
have to be assessed early in the design cycle to prevent costly
design iterations. Simulation-based performance evaluation
approaches allow executable models of architectures to be
created and analyzed according to potential working scenarios.
However, an open issue related to applying such approaches
to complex architectures concerns the existing compromise be-
tween achievable simulation speed and accuracy of estimated
performance.
In this context, the emergence of the transaction level
modeling (TLM) paradigm has allowed platform resources,
and so architectures, to be modeled and simulated at a higher
abstraction level than traditional register transfer level. This
paradigm relies on an explicit separation between commu-
nication and computation mechanisms. It also considers an
event-driven evolution of models, for which events reflect
specific synchronization instants among processes forming the
architecture model. A currently well disseminated simulation
kernel is the one attached to the SystemC language [1]. It aims
at correctly managing the time-ordered sequence of events
among architecture processes and the advancement of simula-
tion time. In case of performance evaluation of multiprocessor
architectures, synchronizations among processes are especially
needed to correctly express access to shared resources of
the platform. These are performed by calling the SystemC
wait()statement, implying time-consuming context switches
in the simulation kernel. Different approaches can be adopted
to limit the amount of required events during simulation and
thus to improve achievable simulation speed. One solution
is represented by the loosely-timed coding style (TLM-LT)
defined in the SystemC TLM-2.0 standard [1]. This coding
style supports the temporal decoupling method that allows
processes to run ahead in a local time with no use of the
simulator. The definition of a global quantum is thus needed
to impose an upper limit on the time a process is allowed
to run ahead of simulation time. However, too large a value
can lead to degraded timing accuracy because delays due to
access conflicts to shared resources are not simulated. Specific
simulation methods are therefore required to favour creation
of efficient models with limited amount of events.
This paper presents a new method that leads to a significant
reduction of simulation events and still maintains accurate
estimation of platform resources usage. This method uses a
formal description of synchronization instants and time depen-
dencies among architecture model processes. Specific instants
when usage of platform resources is modified are expressed
using this formalism. In this paper, we use the term evolution
instants to designate these instants. Based on these expressions,
evolution instants are dynamically computed during model
execution. Besides, a local time is used to observe computed
evolution instants with no use of the simulator. Therefore, the
proposed method allows some of the architecture processes
to be combined into a single equivalent executable model as
seen by the simulator, which greatly reduces the number of
events and context switches that are handled by the simulation
kernel. Compared to related work, the contribution of this
paper is about the way formal expression of evolution instants
and simulation are combined to improve performance models
efficiency. In the scope of this paper, this approach is presented
for statically scheduled architectures with no pre-emption. This
assumption is commonly considered in the case of dataflow
oriented applications for which the time schedule of compu-
tations does not vary during execution. However, considered
architectures are data-dependent and computation execution
times are variable, which makes it difficult to predict usage
of resources. We introduce a didactic example to illustrate
application of the method. Impact of the computation method
on performance models’ execution time is then evaluated for
more complex situations. Significant improvement of the com-
promise between simulation speed and accuracy is observed.
Benefits of the proposed approach are illustrated through the
study of a heterogeneous architecture of a communication
receiver implementing the physical layer of the Long Term
Evolution (LTE) protocol.
This paper is organized as follows. Related work is ex-
plained in Section II. In Section III, we describe the proposed
simulation method and the adopted algebraic formalism. Im-
plementation details are provided in Section IV. Benefits of
the approach are illustrated in Section V through a case study.
Finally, conclusions are drawn in Section VI.
II. RELATED WORK
The main features of simulation-based performance eval-
uation approaches are discussed in [2]. Performance models
of architectures are typically formed by combination of appli-
cation and platform models. For the purpose of performance
evaluation, an application is often modeled without considering
a complete description of functionalities. Workload models are
thus used to express computation and communication loads
that an application causes when executed. During application
execution, architecture evolution comes from interpretation of
such loads by the platform resources. Currently, academic
approaches such as those presented in [2], [3], and [4] support
these principles. Industrial frameworks such as Intel CoFluent
Studio [5] and Mirabilis Visualsim [6] can also be cited. Our
proposal is complementary to such approaches as it attempts
to improve efficiency of performance models by combining
simulation with formal methods. The approach presented in [7]
also considers such a combination to improve simulation effi-
ciency of dataflow oriented architectures. The adopted formal
description is based on the real-time calculus (RTC) method
initially presented in [8]. Using this formalism, some of the
architecture processes are replaced by an equivalent formal
model that expresses worst-case bounds on the time sequence
of events. This formal model can then be used in conjunction
with simulation models to generate events. In our approach,
we also consider replacement of parts of the architecture
model with an executable model that incorporates formal
expressions. The main difference with [7] is that we keep
expressions of all internal instants, which allows accuracy to be
preserved. Besides, our formal model is obtained directly from
the architecture description and not from a prior execution as
considered in [7]. In [9], a method is presented to analyze and
abstract execution traces of architectures. Performance models
are created by eliminating unimportant functions to limit com-
plexity of model behaviour. Our method also leads to abstract
simulated architecture processes but does not eliminate their
influences on architecture performances. In this paper, we point
out the influence of the number of abstracted processes on
the performance of our method. The result oriented modeling
(ROM) approach has been proposed to improve simulation
speed-accuracy tradeoff in models of communication resources
[10] and operating systems [11]. This approach allows the level
of granularity of shared resources models to be increased. It
uses optimistic prediction to determine possible architecture
evolution instants. In case of disturbing influences such as pre-
emption, instants are retroactively adapted during simulation.
Retroactive timing correction has also been considered in [12]
and [13] to overcome limitations related to the TLM-LT coding
style. The method we propose is complementary to these
approaches. Architecture characteristics are used to create
an intermediate representation. It is then locally executed
with no use of the simulator to save simulation events. This
method can thus be considered as an extension of the loosely-
timed coding style. In this paper, we evaluate possible gains
achieved by this approach and we do not address the problem
of resource pre-emption. Retroactive timing correction could
then be considered to extend this approach. The first author
presented some aspects of this modeling approach in [14] but
the computation method was not described.
III. PROPOSED COMPUTATION METHOD
A. Principles of the approach
The proposed method aims at computing during simulation
evolution instants of some parts of a performance model. This
method uses expressions of time dependencies among archi-
tecture processes. Based on these expressions, an equivalent
executable model is used to abstract and replace some of the
architecture processes. This equivalent model still presents the
same evolution as the abstracted processes from the external
viewpoint. However, evolution of the equivalent model is not
any more driven by events but depends on locally computed
durations. To illustrate these principles we introduce here a
didactic example, depicted in Fig. 1. The left part of Fig. 1
represents an architecture model made of five functions and
two processing resources. The behaviours of functions F1,
F2, F3, and F4 are given using a set of basic communication
and computation primitives. The aim of the mapping layer is
to correctly manage platform resources when the application
model executes, taking into account the concurrency of each
platform resource and the defined arbitration and scheduling
policies. In the considered example, functions F0, F1, and F2
are allocated to P1, whereas functions F3 and F4 are allocated
to P2. Architecture model evolution over the simulation time
is illustrated on the lower right part of Fig. 1. Arrows represent
some of the events involved during architecture model simula-
tion. Depicted events are related to instants when application
functions exchange data through relations. For reasons of
clarity we have considered in this example that functions of the
application exchange data with a rendezvous communication
protocol. Besides, in this example, we have neglected the
influence of communication resources of the platform. In Fig.
1, xM2(k) represents the instant at which a simulation event
occurs when data is exchanged between F1 and F3 for the
(k + 1)-th time. Ti1(k) and Tj1(k) represent the execution
durations of F1 on P1 for the (k + 1)-th time. Execution
durations are typically variable and can, for example, depend
on data size information.
Application of the proposed approach on this example is
now considered and illustrated in Fig. 2. Here the equivalent
model is the one related to execution of F1, F2, F3, and
F4 on processing resources P1 and P2. It still has same
input and output relations to be simulated with other parts
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Fig. 1. Illustration of the modeling of an architecture and its event-driven evolution over the simulation time.
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Fig. 2. Simulation of the architecture model with dynamic computation of
evolution instants (a) and observation of resource usage over a local time (b).
of the architecture model. The upper part of Fig. 2 illustrates
execution of the equivalent model over the simulation time.
When a new data is received through relation M1 at instant
xM1(k) the value of the output evolution instant xM6(k)
is dynamically computed and stored. This computation is
performed in zero time, with no advancement of the simulation
time. It is denoted by ComputeInstant()in Fig. 2. This
computation also implies the definition of intermediate instants
xM2(k), xM3(k), xM4(k), and xM5(k). Evolution over the
simulation time of the equivalent model only depends on the
computed value TM6 and so intermediate events are saved. The
lower part of Fig. 2 represents usage of platform resources P1
and P2. The solid line represents the interval of time during
which a processing resource is active. As intermediate instants
are computed during model execution it is still possible to
observe usage of resources. This observation is performed
using a local time called observation time on Fig. 2. By
doing so, evolution of resource usage between xM1(k) and
xM6(k) is obtained without using the simulator. Accuracy is
thus preserved but with a reduced number of simulation events.
B. Algebraic description of evolution instants
The (max, plus) algebra is used to describe evolution
instants of performance models. This theoretical framework
was elaborated to favour description and analysis of discrete
event systems. Further information about this theory can be
found in [15] and [16]. The RTC method used in [7] is also
based on this theoretical framework. One of the basic concepts
of this theory is that evolution of discrete event systems can
essentially be described using two operators:
• addition, denoted by ⊗, which expresses a time lag
according to a specific duration,
• max, denoted by ⊕, which reflects the effect of
synchronization among processes.
Based on these two operators a set of equations can be defined
to describe time dependencies among evolution instants. To
illustrate this idea, we use the example previously introduced in
Fig. 1. In the first situation, we assume that P1 can only process
one function at a time. This implies that a new data will only
be processed through M1 once F2 executed. P2 is considered
to be a set of dedicated hardware resources and therefore can
compute F3 and F4 at the same time. Evolution instants can
thus be described by the following set of equations1:
xM1(k) = u(k)⊕ xM4(k − 1) (1)
xM2(k) = xM1(k)⊗ Ti1(k)⊕ xM5(k − 1) (2)
xM3(k) = xM2(k)⊗ Tj1(k)⊕ xM4(k − 1) (3)
xM4(k) = xM3(k)⊗ Ti2(k)⊕ xM2(k)⊗ Ti3(k)
⊕ xM5(k − 1), (4)
xM5(k) = xM4(k)⊗ Tj3(k)⊕ xM6(k − 1) (5)
y(k) = xM6(k) = xM5(k)⊗ Ti4(k) (6)
In (1), u(k) denotes the instant when function F0 tries to
produce a data through M1 for the (k + 1)-th time. In (6),
y(k) represents the (k +1)-th output evolution instant, that is
xM6(k). For example, value xM2(k) is justified by the fact
that an event occurs when a data can be produced through M2
only when the computation of F3 is finished or after a duration
equal to Ti1(k) once a data has been received through M1.
Therefore, these expressions are representative of the platform
characteristics. As an illustration, if we consider that P2 has
also a limited concurrency, xM2(k) should be expressed as
follows:
xM2(k) = xM1(k)⊗ Ti1(k)⊕ xM5(k − 1)⊕ xM6(k − 1).
Indeed, a new data can be produced through M2 only once
F3 and F4 have been processed by P2. In the situation where
1We recall that in the considered example functions of the application
communicate over a rendezvous protocol which implies they wait on each
other to exchange data.
communications among functions of the application would be
performed through FIFO channels additional evolution instants
would be necessary to correctly describe the architecture
model. Similarly, supplementary equations would be needed to
describe the influence of platform communication resources.
Considering equations (1) to (6), evolution instants can be
formulated with the following matrix expressions:
X(k) = A(k, 0)⊗X(k)⊕A(k, 1)⊗X(k − 1)
⊕B(k, 0)⊗ U(k) (7)
Y (k) = C(k, 0)⊗X(k) (8)
In (7) and (8), U , X , and Y are the vectors formed respectively
by input, intermediate, and output evolution instants. Matrices
A(k, 0) and A(k, 1) reflect dependencies among intermedi-
ate evolution instants. B(k, 0) reflects dependencies between
input evolution instants and intermediate instants. C(k, 0)
reflects dependencies between intermediate evolution instants
and output evolution instants. This illustrates that in some
particular cases evolution instants can be represented by a
linear expression. General expression of linear evolution of
discrete event systems is given by following relations [15]:
X(k) =
a⊕
i=0
A(k, i)⊗X(k− i)⊕
b⊕
j=0
B(k, j)⊗U(k− j) (9)
Y (k) =
c⊕
l=0
C(k, l)⊗X(k − l)⊕
d⊕
m=0
D(k,m)⊗ U(k −m)
(10)
These formulas give an expression of output evolution instants
Y according to successive intermediate instants X and input
evolution instants U . Of course, not all kind of discrete event
systems can receive such a linear expression. For example,
presence of conditioning in the evolution of the application
implies non linear expression of evolution instants. Besides,
other operators than ⊕ and ⊗ would be needed to capture
all the mechanisms related to architecture evolution. For the
scope of this paper, we assume that evolution instants can be
captured by relations of the following form:
X(k) = f(X(k−1), . . . , X(k−a), U(k), . . . , U(k−b)) (11)
Y (k) = g(X(k), . . . , X(k − c), U(k), . . . , U(k − d)) (12)
f reflects dependencies among intermediate instants and input
evolution instants, whereas g reflects dependencies among
output evolution instants, intermediate instants, and input evo-
lution instants.
C. Computation method of evolution instants
The aim of action ComputeInstant()is to execute set
of equations (11) and (12) to determine intermediate and output
evolution instants. These equations can be explicitly described
and can also be expressed on the basis of an oriented graph.
We call such a graph a temporal dependency graph as it
expresses dependencies among evolution instants. Each node
corresponds to a specific evolution instant and weights of
arcs define intervals between instants. Traversing this graph
leads to successive computation of evolution instants. The
temporal dependency graph related to the previous example
is represented in Fig. 3. Organization of the temporal depen-
dency graph depicted in Fig. 3 reflects equations (1) to (6).
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Fig. 3. Temporal dependency graph used to compute evolution instants in
the considered example.
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Fig. 4. Structural and behavioural description of the equivalent model in the
considered example.
Once input evolution instant u(k) is known, it is possible to
successively determine each intermediate instant and output
evolution instant xM6(k). Symbol e denotes the identity ele-
ment for operator ⊗. A temporal dependency graph can still
be associated to the general equations (9)-(10) and (11)-(12).
The number of nodes and arcs depends on the complexity of
the modeled architecture. In the situation where conditioning
is expressed in the architecture application, additional control
statements are required to correctly manage computation.
Nevertheless, the computation method is still executed with
no use of the simulator. Complexity of such a computation
method is related to the number of nodes and arcs that are
necessary to determine output evolution instants. In following
section, we estimate achieved simulation speed-up by using
this computation method. We also evaluate complexity and
possible limitations of this method.
IV. IMPLEMENTATION AND VALIDATION OF THE
COMPUTATION METHOD
To validate the proposed method we have considered its im-
plementation into a specific modeling framework. Intel CoFlu-
ent Studio [5] has been considered because of its graphical
interface that allows architecture models to be easily captured.
Captured models are then generated in SystemC and execution
can be analyzed. The development of a model implementing
the proposed computation method can be seen as designing
a SystemC module, which computes evolution instants from
received events, stores output evolution instants, and generates
output events accordingly. Fig. 4 gives the structural and
behavioural description of the equivalent model related to the
considered example. The equivalent model depicted in Fig.
4 is made of two processes. The input process, denoted by
TABLE I. MEASUREMENT OF ACHIEVED SIMULATION SPEED-UP ON
DISTINCT ARCHITECTURE MODELS
Architecture model
execution time (s)
Event
ratio
Simulation
speed-up
Number
of nodes
Example 1 22 2.33 2.27 10
Example 2 41.2 4.66 4.47 19
Example 3 59.4 7 6.38 28
Example 4 80.2 9.33 8.35 37
Reception, receives successive input events and computes evo-
lution instants through action ComputeInstant(). Com-
puted output evolution instants are stored in a local variable,
denoted in Fig. 4 by YStored. The output process, denoted by
Emission, is activated each time a new output instant has been
computed. As depicted in Fig. 4, the (k + 1)-th output data
is produced at instant xM6(k). The implementation of action
ComputeInstant() corresponds to C++ code developed to
correctly process evolution instants using temporal dependency
graph. During model execution this action is performed in zero
time, with no advancement of the simulation time. Besides, the
organization depicted in Fig. 4 can easily be extended to allow
architecture models with multiple inputs and outputs.
Validation of the approach consists in comparing simula-
tion speed and accuracy among architecture models captured
with and without the proposed modeling approach. Accuracy is
related to values of models’ evolution instants. Execution time
of models has been measured on a 2.2GHz Intel Core2 Duo
machine. The first experimentation is related to the previously
introduced example. Architecture model of Fig. 1 has been
developed and compared to its equivalent model to evaluate
benefits of the computation method. Both models have been
simulated with 20000 data produced through relation M1 with
varying data size associated. Evolution instants of both models
have been compared and, as expected, remain the same. The
first line of Table I gives measurements for this example.
In the example of Fig. 1, measured simulation duration is
22 seconds. A simulation speed-up by a factor of 2.27 is
achieved by using the proposed method. This value is to be
compared with the ratio of simulation events between the two
models. This ratio is determined by comparing the number of
events that occur when data are exchanged through relations
in architecture models. In the considered example this value
is equal to 2.332. Other rows in Table I correspond to distinct
architecture models with different ratio of events. In all cases
simulation accuracy is still preserved but with a significant
improvement of the simulation speed. The last column of Table
I indicates the number of nodes of each temporal dependency
graph used to perform computation of evolution instants. In
the considered situations, the computation method presents low
influence on the execution time of architecture models.
Complexity of the computation method of evolution in-
stants is directly related to the number of nodes of the temporal
dependency graph used to determine evolution instants. A
compromise exists between the number of events that can be
saved using dynamic computation of evolution instants and
the complexity of this method. To evaluate this relation we
have considered a varying number of nodes that are required
to perform computation of evolution instants. Fig. 5 illustrates
2One could expect a value of 3 for the considered example but implemen-
tation into Intel CoFluent Studio implies supplementary events.
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Fig. 5. Evaluation of the influence of the computation method complexity
on the achieved simulation speed-up.
the influence of the computation method on the achieved simu-
lation speed-up. In Fig. 5, each curve corresponds to a specific
size of vector X(k). This value directly influences the number
of events that can be saved using the computation method. The
influence of the number of nodes that is needed to perform
computation is then observed. In Fig. 5, observation denoted
by (*) corresponds to the previously considered example. We
observe that the influence of the computation method on the
simulation time is negligible for fewer than 100 nodes. Then,
achieved simulation speed-up is degraded. For more than 1000
nodes complexity of the computation method leads to a slow
down in the simulation. This gives us indication about the
limits of the approach.
V. CASE STUDY
The case study concerns the analysis of required processing
resources for a receiver architecture implementing part of
the LTE physical layer protocol. LTE protocol is considered
for next generation of mobile radio access [17]. Associated
baseband architecture demands high computational complexity
under real-time constraints and multiprocessor implementation
is required. This protocol especially supports high flexibility
according to transmitted frames’ parameters to adapt to varying
user demands. This case study has been detailed in [14] where
usage of processing resources for a heterogeneous architecture
was studied. In this paper, we focus on application of the
proposed computation method to evaluate achieved simulation
speed-up. The studied architecture is formed by an applica-
tion made of eight functions and a platform based on two
processing resources. Function behaviour defines computation
load implied when the application executes on processing
resources. The channel decoding function is considered to be
implemented as a dedicated hardware resource whereas other
application functions are allocated to a digital signal processor.
We compared two models of the same architecture. The
first model is obtained by exhibiting all relations among
application functions. The second model is obtained by using
the architecture equivalent model incorporating the compu-
tation method of evolution instants. In the second model,
the temporal dependency graph related to the studied archi-
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Fig. 6. Observation of studied architecture evolution over the simulation time
(a) and over the observation time (b), (c). (b) represents usage of the digital
signal processor, (c) represents usage of the dedicated hardware resource.
tecture is described to allow output evolution instants to be
computed each time a new data symbol is received. This
graph contains 11 nodes. Both models are simulated with
the same environment that periodically produces data frames
with varying parameters. Measurements have been performed
under the same conditions as described in the previous section.
A simulation speed-up by a factor of 4 has been measured
for the simulation of 20000 data symbols, whereas the ratio
of events between models is 4.2. Fig. 6 illustrates possible
observations. Fig. 6 represents evolution of the architecture
model created using the proposed computation method. It
illustrates the processing of one complete LTE frame made of
14 symbols and spaced by a period of 71.42µs. The upper
part of Fig. 6 illustrates evolution of the model over the
simulation time. Once the (k + 1)-th symbol is received at
u(k), the computation method determines intermediate instants
and potential output evolution instant y(k). Computation takes
into account parameters related to the data frame. The lower
part of Fig. 6 represents evolution of platform resources over
the observation time. Computational complexity per time unit
is observed for each processing resource of the architecture
platform. Part (b) of Fig. 6 represents usage of the digital signal
processor whereas part (c) represents usage of the dedicated
hardware resource. These observations are based on computed
intermediate instants and they are performed without using
the simulator. The same accuracy is thus obtained as with the
initial architecture model but with a significant improvement of
the simulation time. Using the computation method described
in this paper, we could also consider integration of such a case
study in a more complex architecture.
VI. CONCLUSION
In this paper, we presented a computation method im-
proving the tradeoff between simulation speed and accuracy
in performance models of architectures. We have defined the
way simulation and formal expression of evolution instants can
be combined to allow the number of simulation events to be
significantly reduced, leading to improved simulation speed.
Influence of the computational complexity of the proposed
method has been evaluated and it has been shown that sub-
stantial speed-up is achieved in realistic size problems. We are
currently developing a tool to support automatic generation
of temporal dependency graphs. Also, we plan to extend
the computation method to address possible pre-emption of
platform resources.
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